



INTRODUCTION TO IA-32

IA-32

- Assembly Language
 - 32-bit Intel
 - Most common personal computer architecture
 - Backwards compatible for IA-64
- Other Names
 - x86, x86-32, i386

History of IA-32

- History
 - Derives from Intel 16-bit architecture
 - First implemented on Intel's 80386 in 1985
 - Forked into 64-bit implementations
 - Intel's IA-64 in 1999
 - AMD's AMD64 in 2000

Reference Manuals

- Intel Developer's Manuals
 - Documentation Changes
 - Volume 1: Basic Architecture
 - Volume 2A: Instruction Set Reference A–M
 - Volume 2B: Instruction Set Reference N–Z
 - Volume 3A: System Programming Guide
 - Volume 3B: System Programming Guide

<http://www.intel.com/products/processor/manuals/>

Assembly Notation

- AT&T

- Source precedes destination
- Used commonly in old GNU tools (gcc, gdb, ...)

- Example:

```
mov $4, %eax // GP register assignment
mov $4, %(eax) // Memory assignment
```

- Intel


- Destination precedes source
- Used elsewhere (MASM, NASM, ...)

- Example:


```
mov eax, 4 // GP register assignment
mov [eax], 4 // Memory assignment
```



Registers

- Processor Memory
 - Act as variables used by the processor
 - Are addressed directly by name in assembly code
 - Very efficient
 - Good alternative to RAM
 - Many flavors
 - Data registers
 - Address registers
 - Conditional registers
 - General purpose registers
 - Special purpose registers
 - ...
- 

IA-32 Registers



IA-32 Registers

- General Purpose Registers
 - EAX
 - General storage, accumulator, results
 - EBX
 - General storage, base, pointer for data in DS segment
 - ECX
 - General storage, counter
 - EDX
 - General storage, data, I/O pointer
 - ESI, EDI
 - General storage, pointer for memory copying operations
 - Source index, destination index

IA-32 Registers


- General Purpose Registers
 - EBP
 - Stack “base pointer”
 - Current base of stack data
 - ESP
 - “Stack pointer”
 - Current location of the stack

IA-32 Registers

- Extended Instruction Pointer (EIP)
 - The program counter
 - Pointer to the next instruction
 - Altered by special instructions **only**
 - JMP, Jcc, CALL, RET, and IRET
 - Exploitation focuses on controlling the EIP

IA-32 Registers

- Status and Control (EFLAGS)
 - Processor info/modes, instruction status flags
 - Basis for conditional code execution




IA-32 Registers

- Important Flags
 - Carry flag (CF)
 - Set if an arithmetic operation generates a carry bit
 - Parity flag (PF)
 - Set if the least-significant byte of a result contains an even number of ones
 - Zero flag (ZF)
 - Set if the result is zero
 - Sign flag (SF)
 - Equal to the most significant bit of a result
 - Overflow flag (OF)
 - Set if integer overflows

Segmentation Memory Management Model

- Segmentation



IA-32 Registers

- Segment Registers
 - 16-bit memory segment selectors
 - CS
 - Code
 - Altered implicitly by calls, exceptions, etc.
 - DS
 - Data
 - SS
 - Stack
 - May be altered explicitly, allowing for multiple stacks

```
mov ss:[edx], eax // Segment:[Offset]
```

IA-32 Registers

- Segment Registers
 - 16-bit memory segment selectors
 - ES
 - Data
 - FS
 - Data
 - GS
 - Data

IA-32 Registers

- Other Registers
 - FPU
 - ST0–ST7, status word, control word, tag word, ...
 - MMX
 - MM0–MM7
 - XMM0–XMM7
 - Control registers
 - CR0, CR2, CR3, CR4
 - System table pointer registers
 - GDTR, LDTR, IDTR, task register
 - Debug registers
 - DR0, DR1, DR2, DR3, DR6, DR7

Alternate General Purpose Register Names

General-Purpose Registers				16-bit	32-bit
31	16 15	8 7	0		
	AH	AL		AX	EAX
	BH	BL		BX	EBX
	CH	CL		CX	ECX
	DH	DL		DX	EDX
	BP				EBP
	SI				ESI
	DI				EDI
	SP				ESP

Instruction Operands

- Instructions Operate on:
 - Registers
 - EIP cannot be an operand
 - Why? ...What was EIP again?
 - Immediates
 - Literal, constant values

```
mov eax, 4
```

- Memory addresses
 - Use other operands as pointers to address memory


```
mov [eax], 4
```

Operand Addressing

- Instruction Addressing
 - Sources are addressed by:
 - Immediates
 - Pointers in registers
 - Pointers in memory locations
 - An I/O port
 - Destinations are addressed by:
 - Pointers in registers
 - Pointers in memory locations
 - An I/O port


Operand Addressing


- Relative Offset Computation
 - Displacement
 - None, 8, 16, or 32-bits
 - Base
 - Value in GP register
 - Index
 - Value in GP register
 - Scale factor
 - 1, 2, 4, or 8
 - Multiplier for index




```
mov eax, [esi + ecx*4 + 4]
```

Data Types





Common IA-32 Instructions



Move Instruction

- MOV
 - Moves a value from a source to a destination

```
mov eax, 4 // eax = 4
```

No Operation (NOP)

- NOP
 - Doesn't do anything
 - Handy placeholder
 - Also handy for shellcoding
 - Hex value
 - `\x90`

Arithmetic Instructions

- ADD, ADC

- Add, add with carry

```
ADD eax, 1 // Equivalent to INC eax
```

- SUB, SUBB

- Subtract, subtract with borrow

- MUL, IMUL

- Multiply

- DIV, IDIV

- Divide

- NEG

- Two's-complement negate


Binary Logic Instructions

- AND, OR, NOT
 - And, or, not
- XOR
 - Xor trick (used by compilers and shellcoders)
 - Equivalent to "eax = eax ^ eax;" in C

```
xor eax, eax
```



Binary Operation Instructions

- SAL, SAR
 - Shift arithmetically left/right
 - SHL, SHR
 - Shift logically left/right
- 

Load Instructions

- LEA
 - May use relative or absolute address
 - Typically used to create an absolute address from relative offsets in a general purpose register
- LDS
 - Load pointer using DS
- LES
 - Load ES with pointer

Compare Instructions

- CMP (aka arithmetic compare)
 - Compares two numbers
 - Performs a subtraction ($SRC1 - SRC2$)
 - Sets CF, OF, SF, ZF, AF, and PF flags
- TEST (aka logical compare)
 - Compares two numbers
 - Sets SF, ZF, PF (also sets CF, OF to zero)

```
TEMP ← SRC1 AND SRC2;  
SF ← MSB(TEMP);  
IF TEMP = 0  
THEN ZF ← 1;  
ELSE ZF ← 0;  
PF ← BitwiseXNOR(TEMP[0:7]);  
CF ← 0;  
OF ← 0;
```

Jump Instructions


- JMP
 - Unconditional transfer of code execution
 - May use relative or absolute address

Conditional Jump Instructions

- Jcc
 - cc is called the conditional code
 - Conditional codes
 - JE/JZ (jump equal/zero, ZF = 1)
 - JNE/JNZ (jump not equal/not zero, ZF = 0)
 - JECXZ (jump ECX zero, ECX = 0)
 - JGE/JNL (jump greater, equal/not less, (SF xor OF) = 0)
 - ...
 - JA, JAE, JB, JBE, JC, JCXZ, JE, JG, JGE, JL, JLE, JNA, JNAE, JNB, JNBE, JNC, JNE, JNG, JNGE, JNL, JNLE, JNO, JNP, JNS, JNZ, JO, JP, JPE, JPO, JS, JZ

Stack


- LIFO Memory Structure
 - x86: stack grows downward (high to low addresses)



Stack Instructions


- PUSH

- Decrement stack pointer, put operand at ESP



- POP

- Load stack value, increment stack pointer




Stack Instructions

- PUSHA
 - Push all GP registers to the stack
- POPA
 - Pop data from stack into all GP registers
- ENTER
 - Enter stack frame


```
push ebp; mov ebp, esp
```

- LEAVE
 - Leave stack frame

```
mov esp, ebp; pop ebp
```



Near Call and Return Instructions

- Near Call/Return
 - Intrasegment call/return
 - Call or return to code in the same code segment
 - Far Call/Return
 - Intersegment call/return
 - Call or return to code not in the same segment
- 


Near Call and Return Instructions

- Near Call (CALL)
 - Pushes the current EIP (the return address)
 - Loads the offset of the called procedure
- Near Return (denoted RET or RETN)
 - Pops the return address into EIP
 - If optional n argument, increment ESP by n
 - For clearing out parameters

Far Call and Return Instructions

- Far Call (CALL)
 - Pushes the current CS (the return code segment)
 - Pushes the current EIP (the return address)
 - Loads the CS, offset of the called procedure
- Far Return (denoted RET or RETF)
 - Pops the return address into EIP
 - Pops the return code segment
 - If optional n argument, increment ESP by n
 - For clearing out parameters

Calls and Returns



Note: On a near or far return, parameters are released from the stack based on the optional n operand in the RET n instruction.

Calls and Returns

```
#include <stdio.h>
#include <stdlib.h>

void print_num(int, int, int);

void main(int argc, char *argv[]) {
    print_num(1, 2, 3);
}

void print_num(int i1, int i2, int i3) {
    printf("%n, %n, %n\n", i1, i2, i3);
}
```

Address	Hex dump	Assembly	Registers (FPU)
00401031	. B8 CCCCCCCC	MOV EAX, CCCCCCCC	EAX CCCCCCCC
00401036	. F3:AB	REP STOS DWORD PTR ES:[EDI]	ECX 00000000
00401038	. 6A 03	PUSH 3	EDX 00430050
0040103A	. 6A 02	PUSH 2	EBX 7FFD9000
0040103C	. 6A 01	PUSH 1	ESP 0012FF28
0040103E	. E8 C7FFFFFF	CALL funtion_.0040100A	EBP 0012FF80
00401043	. 83C4 0C	ADD ESP, 0C	ESI FFFFFFFF
00401046	. 5F	POP EDI	EDI 0012FF80
00401047	. 5E	POP ESI	EIP 0040103E funtion_.0040103E
00401048	. 5B	POP EBX	Arg1 = 00000001
00401049	. 5A	POP EAX	Arg2 = 00000002
0040104A	. 59	POP EDI	Arg3 = 00000003
0040104B	. 58	POP EAX	ntdll.7C910228
0040104C	. 57	POP EDI	
0040104D	. 56	POP ESI	
0040104E	. 55	POP EBX	
0040104F	. 54	POP EAX	
00401050	. 53	POP EDI	
00401051	. 52	POP ESI	
00401052	. 51	POP EBX	
00401053	. 50	POP EAX	
00401054	. 4F	POP EDI	
00401055	. 4E	POP ESI	
00401056	. 4D	POP EBX	
00401057	. 4C	POP EAX	
00401058	. 4B	POP EDI	
00401059	. 4A	POP ESI	
0040105A	. 49	POP EBX	
0040105B	. 48	POP EAX	
0040105C	. 47	POP EDI	
0040105D	. 46	POP ESI	
0040105E	. 45	POP EBX	
0040105F	. 44	POP EAX	
00401060	. 43	POP EDI	
00401061	. 42	POP ESI	
00401062	. 41	POP EBX	
00401063	. 40	POP EAX	
00401064	. 3F	POP EDI	
00401065	. 3E	POP ESI	
00401066	. 3D	POP EBX	
00401067	. 3C	POP EAX	
00401068	. 3B	POP EDI	
00401069	. 3A	POP ESI	
0040106A	. 39	POP EBX	
0040106B	. 38	POP EAX	
0040106C	. 37	POP EDI	
0040106D	. 36	POP ESI	
0040106E	. 35	POP EBX	
0040106F	. 34	POP EAX	
00401070	. 33	POP EDI	
00401071	. 32	POP ESI	
00401072	. 31	POP EBX	
00401073	. 30	POP EAX	
00401074	. 2F	POP EDI	
00401075	. 2E	POP ESI	
00401076	. 2D	POP EBX	
00401077	. 2C	POP EAX	
00401078	. 2B	POP EDI	
00401079	. 2A	POP ESI	
0040107A	. 29	POP EBX	
0040107B	. 28	POP EAX	
0040107C	. 27	POP EDI	
0040107D	. 26	POP ESI	
0040107E	. 25	POP EBX	
0040107F	. 24	POP EAX	
00401080	. 23	POP EDI	
00401081	. 22	POP ESI	
00401082	. 21	POP EBX	
00401083	. 20	POP EAX	
00401084	. 1F	POP EDI	
00401085	. 1E	POP ESI	
00401086	. 1D	POP EBX	
00401087	. 1C	POP EAX	
00401088	. 1B	POP EDI	
00401089	. 1A	POP ESI	
0040108A	. 19	POP EBX	
0040108B	. 18	POP EAX	
0040108C	. 17	POP EDI	
0040108D	. 16	POP ESI	
0040108E	. 15	POP EBX	
0040108F	. 14	POP EAX	
00401090	. 13	POP EDI	
00401091	. 12	POP ESI	
00401092	. 11	POP EBX	
00401093	. 10	POP EAX	
00401094	. 0F	POP EDI	
00401095	. 0E	POP ESI	
00401096	. 0D	POP EBX	
00401097	. 0C	POP EAX	
00401098	. 0B	POP EDI	
00401099	. 0A	POP ESI	
0040109A	. 09	POP EBX	
0040109B	. 08	POP EAX	
0040109C	. 07	POP EDI	
0040109D	. 06	POP ESI	
0040109E	. 05	POP EBX	
0040109F	. 04	POP EAX	
004010A0	. 03	POP EDI	
004010A1	. 02	POP ESI	
004010A2	. 01	POP EBX	
004010A3	. 00	POP EAX	

Calls and Returns

```
#include <stdio.h>
#include <stdlib.h>

void print_num(int, int, int);

void main(int argc, char *argv[]) {
    print_num(1, 2, 3);
}

void print_num(int i1, int i2, int i3) {
    printf("%n, %n, %n\n", i1, i2, i3);
}
```

The screenshot shows a debugger window with three main panes:


- Assembly View:** Shows the assembly code for the `print_num` function. The instruction at address `00401070` is `PUSH EBP`. The instruction at `00401077` is `PUSH ESI`. The instruction at `00401086` is `REP STOS DWORD PTR ES:[EDI]`.
- Registers (FPU):** Shows the state of the registers. `EAX` is `CCCCCCCC`, `ECX` is `00000000`, `EDX` is `00430050`, `EBX` is `7FFD9000`, `ESP` is `0012FF24`, `EBP` is `0012FF80`, `ESI` is `FFFFFFFF`, and `EDI` is `0012FF80`. The `EIP` register is `00401070`, pointing to `funciton_.print_num`.
- Memory Dump:** Shows a memory dump starting at address `0012FF24`. The dump shows a sequence of bytes: `00 00 00 00 00 00 00 00` (at `0012FF28`), `00 00 00 00` (at `0012FF2C`), `00 00 00 00` (at `0012FF30`), `7C910228` (at `0012FF34`), `FFFFFFFF` (at `0012FF38`), `7FFD9000` (at `0012FF3C`), and `CCCCCCCC` (at `0012FF40`). The memory dump is identified as `ntdll.7C910228`.

String Operation Instructions

- **INS, OUTS**
 - Input/output string from/to a port
- **MOVS, MOVSB, MOVSW, MOVSD**
 - Moves data from one string to another
- **LODS, LODSB, LODSW, LODSD**
 - Loads data into a string (DS:[(E)SI] to (E)AX)
- **STOS, STOSB, STOSW, STOSD**
 - Store data in a string (ES:[(E)DI] with (E)AX)



String Operation Instructions

- CMPS, CMPSB, CMPSW, CMPSD
 - Compares strings in memory
 - SCAS, SCASB, SCASW, SCASD
 - Compare a string (aka scan string)
- 

Repeat String Operation Instructions

- REP, REPE, REPZ, REPNE, REPNZ
 - Repeats using the ECX register
 - REPxx
 - Where xx is a string operation instruction

Interrupt Instructions

- INT
 - Generate a software interrupt
 - INT 3h
 - Debugger breakpoint
 - Instruction hex value: `\xCC` or `\xCD\x03`
 - INT 80h
 - Unix system call
- RETI
 - Return from interrupt



Questions/Comments?

Some IA-32 Pictures from:

<http://www.intel.com/products/processor/manuals/>

